Background Image
Table of Contents Table of Contents
Previous Page  254 / 582 Next Page
Information
Show Menu
Previous Page 254 / 582 Next Page
Page Background

BETA Protecting

SITOR Semiconductor Fuses

SITOR, LV HRC design

4/14

Siemens ET B1 · 10/2008

4

3

NE3 . . .-0C, 3NE3 6. .-1C

3

NC3 4. .-1

3

NC3 4. .-6

Type

Dimensions (mm)

Type

Dimensions (mm)

Type

Dimensions (mm)

a

b

a

b

c

d

a

b

3

NE3 . . .-0C

11.5

161

3

NC3 4. .-1

139 72

108 61

3

NC3 4. .-6

73

71

3

NE3 6. .-1C

13

171

18

a

91,5

129

18

32

a

81

b

Ø

75

6

17,6

59,4

9

10

19

I2_13722a

18

13

b

c

18

32,2

13

16 2

d

a

Ø

75

6

17,5

60

9

2,6

10

19

I2_13470

b

a

0,7

Ø

30

M12

I2_13469

Ø

75

3

NE3 635-6

10

70

M10

70

96

109

10

81,5

I2_11340a

Ø

28

© Siemens AG 2008